Home | About Us | Courses | Units | Student resources | Research |
IT Support | Staff directory | A-Z index |
M O N A T A R |
InfoTech Unit Avatar |
This field records the Chief Examiner for unit approval purposes. It does not publish, and can only be edited by Faculty Office staff
To update the published Chief Examiner, you will need to update the Faculty Information/Contact Person field below.
NB: This view restricted to entries modified on or after 19990401000000
This unit is intended for Master of Computer Science (MCS) students, although other masters students with appropriate backgrounds may take it. The cohort for MCS generally has a CS background that typically includes indtroductory computer architecture. Computer professionals often have to understand the differences between different models of computers and how they may influence system performance. This knowledge may help in evaluations of systems under consideration for purchase or to solve specific problems. This unit shows how basic computer architectural features may be combined into complete systems, and the behaviours of such systems. It also looks at how the architecture of the underlying arithmetic unit can be enhanced to achieve greater performance.
Initial description of unit.
Computer Science elective in the Master of Computer Science. Can also be used as electives in other maeters degrees.
This unit complements the unit CSE3304 Computer Organization that has not been offered for a few years. It will be pitched moire at the level of Masters students rather than at final year undergraduate level. There is scope to allow students who have already completed the equivalent of CSE3304 to take CSE5304 since there is plenty of opportunity for more detailed analysis of contemporary processor families in terms of their computer organization. However masters students who have already done CSE3304 would probably be better served by broadening their education in other areas.
CSE5304 fills a much needed gap in the CS stream of the Master of Computer Science being offered at the Clayton Campus. Currently there is little for masters students to take in the CS area at Clayton.
How digital subsystems are organized to provide computational engines. Topics include machine arithmetic, addition, subtraction, multiplication and division algorithms, speed-up techniques for arithmetic, caches, cache coherence, cache management, translation look-aside buffers, pipelining, RISC machines, parallel organisation with special emphasis on balancing computer systems to optimize performance. Many case studies will be examined showing how different members of computer families employ different architectural and organizational features to give different price/performance outcomes. Examples are MIPS R2000, R3000, R4000, R6000, R10000 etc. Other examples are the Intel 80406, Pentiums of various models, and their AMD competitors. Similarly with IBM's Power architecture.
Books on machine arithmetic. Books on computer organization such as by Stallings, Hennessy & Patterson, and others. No particular text book, Lots of material available on the World Wide Web.
05 Apr 2004 | Ronald Pose | Initial Draft; modified UnitName; modified UnitName; modified ReasonsForIntroduction/RIntro; modified ReasonsForIntroduction/RChange; modified ReasonsForIntroduction/RRole; modified ReasonsForIntroduction/RRelation; modified ReasonsForIntroduction/RRelevance; modified Classification; modified UnitContent/Summary; modified UnitContent/RecommendedReading; modified Teaching/Mode |
17 Oct 2005 | David Sole | Added Software requrirements template |
21 Oct 2005 | David Sole | Updated requirements template to new format |
This version:
Copyright © 2022 Monash University ABN 12 377 614 012 – Caution – CRICOS Provider Number: 00008C Last updated: 20 January 2020 – Maintained by eSolutions Service desk – Privacy – Accessibility information |